|
|
Syntax Coloring
Syntax coloring is supported for the majority of constructs in VHDL, Verilog, and SystemVerilog.
The color preferences can be easily configured using one of the preference menus.
Windows->Preferences…Simplifide->Editor->Color
Related Topics